View CY7B9911V-5JCT_8395220.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cy7b9911v 3.3 v roboclock+?, high speed low voltage programmable skew clock buffer cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 38-07408 rev. *g revised april 14, 2014 3.3 v roboclock+?, high speed low voltage programmable skew clock buffer features all output pair skew <100 ps typical (250 max) 3.75 to 110 mhz output operation user selectable output functions ? selectable skew to 18 ns ? inverted and non-inverted ? operation at 1 2 and 1 4 input frequency ? operation at 2x and 4x input frequency (input as low as 3.75 mhz) zero input-to-output delay 50% duty cycle outputs lvttl outputs drive 50 ? terminated lines operates from a single 3.3 v supply low operating current 32-pin plcc package jitter 100 ps (typical) functional description the cy7b9911v 3.3 v roboclock+? high speed low voltage programmable skew clock buffer (lvpscb) offers user selectable control over system clock functions. these multiple output clock drivers provide the system integrator with functions necessary to optimize the timing of high performance computer systems. each of the eight indi vidual drivers, arranged in four pairs of user controllable ou tputs, can drive terminated transmission lines with impedances as low as 50 ? . they deliver minimal and specified output skews and full swing logic levels (lvttl). each output is hardwired to one of nine delay or function configurations. delay increments of 0.7 to 1.5 ns are determined by the operating frequency with outputs that can skew up to 6 time units from their nominal ?zero? skew position. the completely integrated pll allows external load and cancels the transmission line delay effects. when this ?zero delay? capability of the lvpscb is combined with the selectable output skew functions, you can create output -to-output delays of up to 12 time units. divide-by-two and divide-by-four output functions are provided for additional flexibility in designing complex clock systems. when combined with the internal pll, these divide functions allow distribution of a low frequency clock that are multiplied by two or four at the clock destinati on. this facility minimizes clock distribution difficulty enabli ng maximum system clock speed and flexibility.
cy7b9911v document number: 38-07408 rev. *g page 2 of 18 test fb ref vco and time unit generator fs select inputs (three level) skew select matrix 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 filter phase freq det logic block diagram
cy7b9911v document number: 38-07408 rev. *g page 3 of 18 contents pin configuration ............................................................. 4 pin definitions .................................................................. 4 block diagram description .............................................. 5 phase frequency detector and f ilter ............ .............. 5 vco and time unit generator ............. .............. ......... 5 skew select matrix ...................................................... 5 test mode .......................................................................... 6 operational mode descriptions ...................................... 7 maximum ratings ........................................................... 10 operating range ............................................................. 10 electrical characteristics ............................................... 10 capacitance .................................................................... 11 ac test loads and waveforms ..................................... 11 switching characteristics .............................................. 12 ac timing diagrams ...................................................... 13 ordering information ...................................................... 14 ordering code definitions ..... .................................... 14 package diagram ............................................................ 15 acronyms ........................................................................ 16 document conventions ................................................. 16 units of measure ....................................................... 16 document history page ................................................. 17 sales, solutions, and legal information ...................... 18 worldwide sales and design s upport ......... .............. 18 products .................................................................... 18 psoc? solutions ...................................................... 18 cypress developer community ................................. 18 technical support ................. .................................... 18
cy7b9911v document number: 38-07408 rev. *g page 4 of 18 pin configuration figure 1. 32-pin plcc pinout 1 2 3 4323130 17 16 15 14 18 19 20 5 6 7 8 9 10 11 12 13 29 28 27 26 25 24 23 22 21 3f0 fs v ref gnd test 2f1 fb 2q1 2q0 ccq 2f0 gnd 1f1 1f0 v ccn 1q0 1q1 gnd gnd 3q1 3q0 ccn v ccn v 3f1 4f0 4f1 v ccq v ccn 4q1 4q0 gnd gnd plcc cy7b9911v pin definitions signal name i/o description ref i reference frequency input. this input supplies th e frequency and timing against which all functional variations are measured. fb i pll feedback input (typically conne cted to one of the eight outputs). fs i three level frequency range select. see table 1 . 1f0, 1f1 i three level function select inputs for output pair 1 (1q0, 1q1). see table 2 . 2f0, 2f1 i three level function select inputs for output pair 2 (2q0, 2q1). see table 2 . 3f0, 3f1 i three level function select inputs for output pair 3 (3q0, 3q1). see table 2 . 4f0, 4f1 i three level function select inputs for output pair 4 (4q0, 4q1). see table 2 . test i three level select. see test mode on page 6 under the block diagram description on page 5 . 1q0, 1q1 o output pair 1. see table 2 . 2q0, 2q1 o output pair 2. see table 2 . 3q0, 3q1 o output pair 3. see table 2 . 4q0, 4q1 o output pair 4. see table 2 . v ccn pwr power supply for output drivers. v ccq pwr power supply for internal circuitry. gnd pwr ground.
cy7b9911v document number: 38-07408 rev. *g page 5 of 18 block diagram description phase frequency detector and filter the phase frequency detector and filter blocks accept inputs from the reference frequency (ref) input and the feedback (fb) input. they generate correct ion information to control the frequency of the voltage contro lled oscillator (vco). these blocks, along with the vco, form a phase locked loop (pll) that tracks the incoming ref signal. vco and time unit generator the vco accepts analog control inputs from the pll filter block. it generates a frequency used by the time unit generator to create discrete time units that are selected in the skew select matrix. the operational range of the vco is determined by the fs control pin. the time unit (t u ) is determined by the operating frequency of the device and the le vel of the fs pin as shown in ta b l e 1 . skew select matrix the skew select matrix is comprised of four independent sections. each section has two low skew, high fanout drivers (xq0, xq1), and two corresponding three level function select (xf0, xf1) inputs. table 2 shows the nine possible output functions for each section as determined by the function select inputs. all times are measured with respect to the ref input assuming that the output connected to the fb input has 0t u selected. table 1. frequency range select and t u calculation [1] fs [2, 3] f nom (mhz) where n = approximate frequency (mhz) at which t u = 1.0 ns min max low 15 30 44 22.7 mid 25 50 26 38.5 high 40 110 16 62.5 t u 1 f nom n ? ----------------------- - = table 2. programmable skew configurations [1] function selects output functions 1f1, 2f1, 3f1, 4f1 1f0, 2f0, 3f0, 4f0 1q0, 1q1, 2q0, 2q1 3q0, 3q1 4q0, 4q1 low low ?4t u divide by 2 divide by 2 low mid ?3t u ?6t u ?6t u low high ?2t u ?4t u ?4t u mid low ?1t u ?2t u ?2t u mid mid 0t u 0t u 0t u mid high +1t u +2t u +2t u high low +2t u +4t u +4t u high mid +3t u +6t u +6t u high high +4t u divide by 4 inverted notes 1. for all three-state inputs, high indicates a connection to v cc , low indicates a connection to gnd, and mid indicates an open connection. internal termination circuitry holds an unconnected input to v cc /2. 2. the level to be set on fs is determined by the ?normal? operating frequency (f nom ) of the v co and time unit generator (see logic block diagram ). nominal frequency (f nom ) always appears at 1q0 and the other outputs when they are operated in their undivided modes (see table 2 ). the frequency appearing at the ref and fb inputs is f nom when the output connected to fb is undivided. the frequency of the ref and fb inputs is f nom /2 or f nom /4 when the part is configured for a frequency multiplication using a divided output as the fb input. 3. when the fs pin is selected high, the ref input must not transition upon power up until v cc has reached 2.8 v.
cy7b9911v document number: 38-07408 rev. *g page 6 of 18 figure 2 shows the typical outputs with fb connected to a zero skew output. [4] test mode the test input is a three level input. in normal system operation, this pin is connected to ground, allowing the cy7b9911v to operate as described in block diagram description on page 5 . for testing purposes, any of the three level inputs can have a removable jumper to ground or be tied low through a 100 ? resistor. this enables an external tester to change the state of these pins. if the test input is forced to it s mid or high state, the device operates with its internal phas e locked loop disconnected, and input levels supplied to ref directly control all outputs. relative output-to-output func tions are the same as in normal mode. in contrast with normal operation (test tied low), all outputs function based only on the connection of their own function select inputs (xf0 and xf1) a nd the waveform characteristics of the ref input. figure 2. typical outputs with fb connected to a zero skew output t 0 ? 6t u t 0 ? 5t u t 0 ? 4t u t 0 ? 3t u t 0 ? 2t u t 0 ? 1t u t 0 t 0 +1t u t 0 t 0 t 0 t 0 t 0 +2t u +3t u +4t u +5t u +6t u fb input refinput ? 6t u ? 4t u ? 3t u ? 2t u ? 1t u 0t u +1t u +2t u +3t u +4t u +6t u divided invert lm lh (n/a) ml (n/a) mm (n/a) mh (n/a) hl hm ll/hh hh 3fx 4fx (n/a) ll lm lh ml mm mh hl hm hh (n/a) (n/a) (n/a) 1fx 2fx note 4. fb connected to an output selected for ?zero? skew (that is, xf1 = xf0 = mid).
cy7b9911v document number: 38-07408 rev. *g page 7 of 18 operational m ode descriptions figure 3 shows the lvpscb configured as a zero skew clock buffer. in this mode the cy7b9911v is used as the basis for a low skew clock distribution tree. when all the function select inputs (xf0 , xf1) are left open, each of the outputs are aligned and driv e a terminated transmission line to an independent load. the fb input is tied to any output in this configuration and the operating frequency range is selected with the fs pin. the lo w skew specification, along with the ability to drive terminated transmission lines (w ith impedances as low as 50 ? ), enables efficient prin ted circuit board design. figure 4 shows a configuration to equalize skew between metal traces of different lengths. in addition to low skew between outputs, the lvpscb is programmed to stagger the timing of its outputs. each of the four groups of output pairs is programmed to different output timing. skew timing is adjusted over a wide range in small increments with t he appropriate strapping of the function select pins. in this co nfiguration the 4q0 output is sent back to fb and configured for zero skew. the other three pairs of outputs are programmed to yield different skews relative to the feedback. by advancing the clock signal on the longer traces or retarding the clock signal on shorter traces, all loads receive the clock pulse at the same time. in figure 4 the fb input is connected to an output with 0 ns skew (xf1, xf0 = mid) selected. the internal pll synchronizes the fb and ref inputs and aligns their rising edges to make certain that all outputs have precise phase alignment. clock skews are advanced by 6 time units (tu) when using an output selected for zero skew as the feedback. a wider range of delays is possible if the output connected to fb is also skewed. since ?zero skew?, +tu, and ?tu are defined relative to output figure 3. zero skew and zero delay clock driver system clock l1 l2 l3 l4 length l1 = l2 = l3 = l4 fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test z 0 load load load load ref z 0 z 0 z 0 figure 4. programmable skew clock driver length l1 = l2 l3 < l2 by 6 inches l4 > l2 by 6 inches system clock l1 l2 l3 l4 fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test z 0 load load load load ref z 0 z 0 z 0
cy7b9911v document number: 38-07408 rev. *g page 8 of 18 groups, and the pll aligns the rising edges of ref and fb, you can create wider output skews by proper selection of the xfn inputs. for example, a +10 tu between ref and 3qx is achieved by connecting 1q0 to fb and setting 1f0 = 1f1 = gnd, 3f0 = mid, and 3f1 = high. (since fb aligns at ?4 tu and 3qx skews to +6 tu, a total of +10 tu skew is realized). many other configurations are realized by skewing both the outputs used as the fb input and skewing the other outputs. figure 5 shows an example of the in vert function of the lvpscb. in this example, the 4q0 output used as the fb input is programmed for invert (4f0 = 4f 1 = high) while the other three pairs of outputs are programmed for zero skew. when 4f0 and 4f1 are tied high, 4q0 and 4q1 become inverted zero phase outputs. the pll aligns the rising edge of the fb input with the rising edge of the ref. this caus es the 1q, 2q, and 3q outputs to become the ?inverted? output s with respect to the ref input. by selecting the output connected to fb, you can have two inverted and six non-inverted outputs or six inverted and two non-inverted outputs. the correct configuration is determined by the need for more (or fewer) inverted outputs. 1q, 2q, and 3q outputs are also skewed to compensate for varying trace delays independent of inversion on 4q. figure 6 shows the lvpscb configured as a clock multiplier. the 3q0 output is programmed to divide by four and is sent back to fb. this causes the pll to increase its frequency until the 3q0 and 3q1 outputs are locked at 20 mhz, while the 1qx and 2qx outputs run at 80 mhz. the 4q0 and 4q1 outputs are programmed to divide by two, that results in a 40 mhz waveform at these outputs. note that the 20 and 40 mhz clocks fall simultaneously and are out of phase on their rising edge. this enables the designer to use the rising edges of the 1 2 frequency and 1 4 frequency outputs without concern for rising edge skew. the 2q0, 2q1, 1q0, and 1q1 outputs run at 80 mhz and are skewed by programming their select inputs accordingly. note that the fs pin is wired for 80 mhz operation because that is the frequency of the fastest output. figure 7 shows the lvpscb in a cloc k divider application. 2q0 is sent back to the fb input and programmed for zero skew. 3qx is programmed to divide by four. 4qx is programmed to divide by two. note that the falling edges of the 4qx and 3qx outputs are aligned. this enables use of the rising edges of the 1 2 frequency and 1 4 frequency without concern for skew mismatch. the 1qx outputs are programmed to zero skew and are aligned with the 2qx outputs. in this example, the fs input is grounded to configure the device in the 15 to 30 mhz range, since the highest frequency output is running at 20 mhz. figure 8 shows some of the functions that are selectable on the 3qx and 4qx outputs. these include inverted outputs and outputs that offer divide-by-2 and divide-by-4 timing. an inverted output enables the system de signer to clock different subsystems on opposite edges, without suffering from the pulse asymmetry typical of non-ideal loading. this function enables each of the two sub systems to clock 180 de grees out of phase, but still is aligned within the skew specification. the divided outputs offer a zero delay divider for portions of the system that divide the clock by ei ther two or four, and still remain within a narrow skew of the ?1x? clock. without this feature, an external divider is added, and the propagation delay of the divider adds to the skew between the different clock signals. figure 5. inverted output connections figure 6. frequency multiplier with skew connections fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test ref fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test ref 20 mhz 20 mhz 40 mhz 80 mhz figure 7. frequency divider connections fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test ref 20 mhz 5 mhz 10 mhz 20 mhz
cy7b9911v document number: 38-07408 rev. *g page 9 of 18 these divided outputs, coupled with the phase locked loop, allow the lvpscb to multiply the clock rate at the ref input by either two or four. this mode e nables the designer to distribute a low frequency clock between va rious portions of the system, and then locally multiply the clock rate to a more suitable frequency, while still maintaining the low skew characteristics of the clock driver. the lvpscb pe rforms all of the functions described in this section at the same time. it can multiply by two and four or divide by two (and four) at the same time. this shifts its outputs over a wide range or maintain zero skew between selected outputs. figure 9 shows the cy7b9911v connected in series to construct a ze ro skew clock distribution tree between boards. delays of the downstream clock buffers are programmed to compensate for the wir e length (that is, select negative skew equal to the wire dela y) necessary to connect them to the master clock source, approxi mating a zero delay clock tree. cascaded clock buffers accumulates low frequency jitter because of the non-ideal filtering characteristics of the pll filter. do not connect more than two clock b uffers in a series. figure 8. multi-function clock driver 27.5 mhz distribution clock 110 mhz inverted z 0 27.5 mhz 110 mhz zero skew 110 mhz skewed ?2.273 ns (?4t u ) fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test ref load load load load z 0 z 0 z 0 figure 9. board-to-board clock distribution system clock z 0 l1 l2 l3 l4 fb ref fs 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 test ref 4f0 4f1 3f0 3f1 2f0 2f1 1f0 1f1 4q0 4q1 3q0 3q1 2q0 2q1 1q0 1q1 ref fs fb load load load load load test z 0 z 0 z 0
cy7b9911v document number: 38-07408 rev. *g page 10 of 18 maximum ratings exceeding maximum ratings may shorten the useful life of the device. user guidelines are not tested. storage temperature ................ ............... ?65 c to +150 c ambient temperature with power applied ........... ............... ............... ?55 c to +125 c supply voltage to ground potential .............?0.5 v to +7.0 v dc input voltage .........................................?0.5 v to +7.0 v output current into outputs (low) ............................ 64 ma static discharge voltage (mil-std-883, method 3015) ................................. > 2001 v latch up current .................................................... > 200 ma operating range range ambient temperature v cc commercial 0 c to +70 c 3.3 v ? 10% electrical characteristics over the operating range parameter [5] description test conditions cy7b9911v unit min max v oh output high voltage v cc = min, i oh = ?18 ma 2.4 ? v v ol output low voltage v cc = min, i ol = 35 ma ? 0.45 v v ih input high voltage (ref and fb inputs only) 2.0 v cc v v il input low voltage (ref and fb inputs only) ?0.5 0.8 v v ihh three level input high voltage (test, fs, xfn) [5] min ? v cc ? max 0.87 v cc v cc v v imm three level input mid voltage (test, fs, xfn) [5] min ? v cc ? max 0.47 v cc 0.53 v cc v v ill three level input low voltage (test, fs, xfn) [5] min ? v cc ? max 0.0 0.13 v cc v i ih input high leakage current (ref and fb inputs only) v cc = max, v in = max ? 20 ? a i il input low leakage current (ref and fb inputs only) v cc = max, v in = 0.4 v ? 20 ? ? a i ihh input high current (test, fs, xfn) v in = v cc ? 200 ? a i imm input mid current (test, fs, xfn) v in = v cc /2 ? 50 50 ? a i ill input low current (test, fs, xfn) v in = gnd ? ?200 ? a i os short circuit current [7] v cc = max, v out = gnd (25 c only) ? ?200 ma i ccq operating current used by internal circuitry v ccn = v ccq = max, all input selects open commercial ? 95 ma military / industrial ? 100 i ccn output buffer current per output pair [8] v ccn = v ccq = max, i out = 0 ma input selects open, f max ?19ma pd power dissipation per output pair [9] v ccn = v ccq = max, i out = 0 ma input selects open, f max ? 104 mw notes 5. for more information see group a subgroup testing information . 6. these inputs are normally wired to vcc, gnd, or left unconnect ed (actual threshold voltages vary as a percentage of vcc). int ernal termination resistors hold unconnected inputs at vcc/2. if these inputs are switched, the fu nction and timing of the outputs glitch and the pll may requir e an additional tlock time before all data sheet limits are achieved. 7. cy7b9911v must be tested one output at a time, output shorted for less than one second, less than 10% duty cycle. room temper ature only. 8. total output current per output pair is approximated by the following expression that includes device current plus load curre nt: cy7b9911v: iccn = [(4 + 0.11f) + [[((835 ?3f)/z) + (.0022fc)]n] x 1.1 where f = frequency in mhz c = capacitive load in pf z = line impedance in ohms n = number of loaded outputs; 0, 1, or 2 fc = f < c 9. total power dissipation per output pair is approximated by the following expression that includes device power dissipation pl us power dissipation due to the load circuit: pd = [(22 + 0.61f) + [[(1550 + 2.7f)/z) + (.0125fc)]n] x 1.1. (see note 8 for variable definition.)
cy7b9911v document number: 38-07408 rev. *g page 11 of 18 capacitance tested initially and after any design or proces s changes that may affect these parameters. [10] parameter description test conditions max unit c in input capacitance t a = 25 c, f = 1 mhz, v cc = 3.3 v 10 pf ac test loads and waveforms figure 10. ac test loads and waveforms ttl ac test load ttl input test waveform v cc r1 r2 c l 3.0 v 2.0 v v th =1.5 v 0.8 v 0.0 v ? 1ns ? 1ns 2.0 v 0.8 v v th =1.5 v r1=100 r2=100 c l =30pf (includes fixture and probe capacitance) note 10. applies to ref and fb inputs only.
cy7b9911v document number: 38-07408 rev. *g page 12 of 18 switching characteristics over the operating range parameter [11, 12] description cy7b9911v-5 unit min typ max f nom operating clock frequency in mhz fs = low [11, 13] 15 30 mhz fs = mid [ 11, 13] 25 50 fs = high [11 ,13, 14] 40 110 t rpwh ref pulse width high 5.0 ns t rpwl ref pulse width low 5.0 ns t u programmable skew unit see table 1 t skewpr zero output matched-pair skew (xq0, xq1) [15, 16] 0.1 0.25 ns t skew0 zero output skew (all outputs) [15, 17] 0.25 0.5 ns t skew1 output skew (rise-rise, fall-fall, same class outputs) [15, 18] 0.6 0.7 ns t skew2 output skew (rise-fall, nominal-inverted, divided-divided) [15, 18] 0.5 1.0 ns t skew3 output skew (rise-rise, fall-fall, different class outputs) [15, 18] 0.5 0.7 ns t skew4 output skew (rise-fall, nominal-divided, divided-inverted) [15, 18] 0.5 1.0 ns t dev device-to-device skew [19, 20] 1.25 ns t pd propagation delay, ref rise to fb rise ?0.5 0.0 +0.5 ns t odcv output duty cycle variation [21] ?1.0 0.0 +1.0 ns t pwh output high time deviation from 50% [22] 2.5 ns t pwl output low time deviation from 50% [22] 3ns t orise output rise time [22, 23] 0.15 1.0 1.5 ns t ofall output fall time [22, 23] 0.15 1.0 1.5 ns t lock pll lock time [24] 0.5 ms t jr cycle-to-cycle output jitter rms [19] 25 ps peak-to-peak [19] 200 ps notes 11. the level to be set on fs is determined by the ?normal? operating frequency (f nom ) of the v co and time unit generator (see logic block diagram ). nominal frequency (f nom ) always appears at 1q0 and the other outputs when they are operated in their undivided modes (see ta b l e 2 ). the frequency appearing at the ref and fb inputs is f nom when the output connected to fb is undivided . the frequency of the ref and fb inputs is f nom /2 or f nom /4 when the part is configured for a frequency multiplication using a divided output as the fb input. 12. test measurement levels for the cy7b9911v are ttl levels (1.5 v to 1.5 v). test conditions assume signal transition times of 2 ns or less and output loading as shown in the figure 10 on page 11 unless otherwise specified. 13. for all three-state inputs, high indicates a connection to v cc , low indicates a connection to gnd, and mid indicates an open connection. internal termination circuitry holds an unconnected input to v cc /2. 14. when the fs pin is selected high, the ref input must not transition upon power up until v cc has reached 2.8 v. 15. skew is defined as the time between the earliest and the latest output transition among all outputs for which the same tu de lay is selected when all are loaded with 30 pf and terminated with 50 ? to vcc/2 (cy7b9911v). 16. tskewpr is defined as the skew between a pair of outputs (xq0 and xq1) when all eight outputs are selected for 0tu. 17. tskew0 is defined as the skew between outputs when they are selected for 0tu. other outputs are divided or inverted but not shifted. 18. there are three classes of outputs: nominal (multiple of tu delay), inverted (4q0 and 4q1 only with 4f0 = 4f1 = high), and d ivided (3qx and 4qx only in divide-by-2 or divide-by-4 mode). 19. guaranteed by statistical correlation. tested initially and af ter any design or process changes that may affect these parame ters. 20. tdev is the output-to-output skew between any two devices opera ting under the same conditions (vcc ambient temperature, air flow, and so on.) 21. todcv is the deviation of the output from a 50% duty cycle. output pulse width variations are included in tskew2 and tskew4 specifications. 22. specified with outputs loaded with 30 pf. devices are terminated through 50 ? to vcc/2. tpwh is measured at 2.0 v. tpwl is measured at 0.8 v. 23. torise and tofall measured between 0.8 v and 2.0 v. 24. tlock is the time that is required before synchronization is achieved. this specification is valid only after vcc is stable and within normal operating limits. this parameter is measured from the application of a new signal or frequency at ref or fb until tpd is within specified limits. 25. cl=0 pf. for cl=30 pf, tskew0=0.35 ns.
cy7b9911v document number: 38-07408 rev. *g page 13 of 18 ac timing diagrams t odcv t odcv t ref ref fb q other q inverted q ref divided by 2 ref divided by 4 t rpwh t rpwl t pd t skewpr, t skew0, 1 t skewpr, t skew0, 1 t skew2 t skew2 t skew3, 4 t skew3, 4 t skew3, 4 t skew1,3, 4 t skew2, 4 t jr
cy7b9911v document number: 38-07408 rev. *g page 14 of 18 ordering code definitions ordering information ordering code package type operating range cy7b9911v-5jc 32-pin plcc commercial CY7B9911V-5JCT 32-pin plcc ? tape and reel commercial pb-free cy7b9911v-5jxc 32-pin plcc commercial cy7b9911v-5jxct 32-pin plcc ? tape and reel commercial cy base part number 7b9911v company id: cy = cypress -5 device option (performance) plcc package jt tape and reel x pb-free device c/i commercial/industrial temperature range
cy7b9911v document number: 38-07408 rev. *g page 15 of 18 package diagram figure 11. 32-pin plcc (0.453 0.553 inches) package outline, 51-85002 51-85002 *d
cy7b9911v document number: 38-07408 rev. *g page 16 of 18 acronyms document conventions units of measure acronym description cmos complementary metal oxide semiconductor fb feedback lvpscb low-voltage programmable skew clock buffer lvttl low-voltage transistor-transistor logic oe output enable pll phase-locked loop plcc plastic leaded chip carrier rf reference frequency rms root mean square vco voltage controlled oscillator symbol unit of measure c degree celsius k ? kilohm mhz megahertz a microampere s microsecond ma milliampere ms millisecond mw milliwatt ns nanosecond ? ohm pf picofarad ps picosecond vvolt wwatt
cy7b9911v document number: 38-07408 rev. *g page 17 of 18 document history page document title: cy7b9911v, 3.3 v roboclock+?, high speed low voltage programmable skew clock buffer document number: 38-07408 revision ecn orig. of change submission date description of change ** 114350 dsg 3/20/02 change from specification number: 38-00765 to 38-07408 *a 299713 rgl see ecn added 100 ps typical value for jitter (peak). added tape and reel and pb-free devices in the ordering information table. *b 404630 rgl see ecn minor change: added a note in ordering table that pb-free is in pure sn *c 1199925 kvm / aesa see ecn added note 23: parts not recommended for the new design in ordering information table *d 1286064 aesa see ecn change status to final *e 2894960 kvm 03/18/10 added table of contents removed -7 ns speed bin in switching characteristics table removed the following obsolete parts fr om the ordering information table: cy7b9911v-7jc, cy7b9911v-7jct, cy7b9911v-7jxc, cy7b9911v-7jxct updated package diagram. updated sales links. *f 3218954 bash 04/07/11 added ordering code definitions. added acronyms, and units of measure. template and style updates as per current cypress standards. *g 4345036 xht 04/14/2014 updated package diagram : spec 51-85002 ? changed revision from *c to *d. updated in new template. completing sunset review.
document number: 38-07408 rev. *g revised april 14, 2014 page 18 of 18 all products and company names mentioned in this document may be the trademarks of their respective holders. cy7b9911v ? cypress semiconductor corporation, 2002-2014. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and internatio nal treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution center s, manufacturer?s representatives, and distributors. to find t he office closest to you, visit us at cypress locations . products automotive cypress.co m/go/automotive clocks & buffers cypress.com/go/clocks interface cypress. com/go/interface lighting & power control cypress.com/go/powerpsoc cypress.com/go/plc memory cypress.com/go/memory psoc cypress.com/go/psoc touch sensing cyp ress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress.com/go/wireless psoc ? solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 4 | psoc 5lp cypress developer community community | forums | blogs | video | training technical support cypress.com/go/support

▲Up To Search▲

Price & Availability of CY7B9911V-5JCT

	To Download CY7B9911V-5JCT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .